Switching dynamics of perpendicular magnetic tunnel junction (MTJ) driven by spin-orbit torque (SOT) are investigated by the Landau-Lifshitz-Gilbert (LLG)-based physical model considering the temperature dependence. The field-assisted switching method is proposed to develop the reliable sub-ns writing of SOT-magnetoresistive random-access memory (SOT-MRAM) by removing the plateau time. The conventional method of SOT-MTJ requires the large write current, leading to the area increase of access transistors and the penalty of memory density. The write current and the switching time of SOT-MTJ can be efficiently reduced at the same time by our field-assisted method using the enhanced magnetic field. The magnetic field can be provided by the Co magnetic hard mask above the MTJ. Considering an SOT-MRAM array, the surrounded Co metals have the insignificant influence of stray magnetic field on an MTJ at the center. With the write time of 0.2 ns, the 60% reduction of write current is achieved by our field-assisted method compared to the conventional method. The required write current for the SOT switching decreases with the increasing temperature due to the lowering of thermal stability factor. The write Shmoo plots are further analyzed to calculate the write current margin at the various working temperature. The write time of 0.2 ns exhibits the narrow margin of write current (2.6 µA) in the temperature range from 25 • C to 85 • C, while the write time of 0.8 ns has the wide write margin of 102 µA. The switching behavior and the write margin are also sensitive to the magnetic field.
I. INTRODUCTION
M AGNETORESISTIVE random-access memory (MRAM) is a promising candidate among emerging memories for the microcontroller unit [1] , automotive applications [2] , and cache replacement [3] due to its fast switching, high endurance, and low energy consumption. Since static random-access memory (SRAM) has the large leakage power and the large cell size, magnetic tunnel junction (MTJ) is an attractive solution of nonvolatile last level cache (LLC) for power saving and area reduction [3] , [4] . Recently, spin-transfer torque (STT) MRAM using perpendicular MTJ is demonstrated to show good compatibility with the CMOS logic platform [5] - [8] . The perpendicular MTJ prefers the circular shape to have the lower write current and the better scalability than the in-plane MTJ with the elliptical shape [9] . An MTJ consists of the MgO tunnel barrier sandwiched by the free layer (storage layer) and the pinned layer. The MTJ resistance is determined by the directions of magnetization in the free layer and the pinned layer. The parallel (P) and antiparallel (AP) magnetization of MTJ exhibits the low-resistance state (logic 0) and the highresistance state (logic 1), respectively. However, cache replacement by STT-driven MTJ faces some issues, such as limited switching time, MgO reliability, and read disturbance. The limited switching time of STT-MTJ is due to the large incubation delay (several ns) of STT mechanism [10] . To further reduce the switching time below ∼10 ns, the required write current increases exponentially [9] . In addition, the large current tunneling through the thin tunnel barrier of MgO (∼1 nm) leads to the dielectric breakdown and the degraded endurance. Due to the same write current path and read current path in STT-MTJ, the undesired switching during the read operation occurs easily (i.e., read disturbance) [11] .
The next-generation MRAM using spin-orbit torque (SOT) can mitigate the aforementioned issues of STT-MRAM. In SOT-MRAM, the write current flows through the SOT channel instead of MTJ [see Fig. 1(a) ], while the read current still needs to pass through the MTJ to sense the resistance. The decoupled write path and read path highly improve the MgO reliability and the read disturbance. Note that MgO hardly breaks down during the read operation due to the low read current. The material of the SOT channel can be a nonmagnetic heavy metal, such as tungsten (W) and tantalum (Ta), which are the common materials used in the CMOS back-end-of-line process. In the write operation of SOT-MTJ, the in-plane charged current flows through the SOT channel induces the spin Hall effect (SHE) [12] , where spin-up and spin-down electrons are separated in the out-ofplane direction [see Fig. 1(b) ]. The direction of spin current density (J s ) is perpendicular to the direction of charged current density (J c ). The accumulated spins under the free layer exert a spin torque by the spin-orbit interaction to flip the magnetization of the free layer. The SOT switching mechanism can eliminate the incubation delay [10] .
The comparisons between state-of-the-art STT-MRAM and SOT-MRAM regarding the performance, power, area, and reliability are shown in Table 1 [13]- [16] . The write speed and the reliability of SOT-MRAM can outperform the STT-MRAM. At array level, SOT-MRAM has the lower write energy-delay product than STT-MRAM [17] , where the write delay includes the switching time of MTJ and the delay 
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time of metal line. The optimized energy-delay product of SOT-MRAM can be achieved by the write access time of several nanoseconds, while the write access time of STT-MRAM is limited by ∼10 ns [18] . Due to the different write path from the read path in SOT-MRAM, two access transistors are required to individually control write/read operations, leading to an increase of cell size. The area of SOT-MRAM can be saved by the replacement of read access transistors with diodes [19] and the shared bitline architecture [20] . The read disturbance of SOT-MRAM can be mitigated by tuning the MgO thickness, which is independent of the write performance [17] , [21] , while STT-MRAM has difficulty co-optimizing the write and read performance. The write error rate of SOT-MRAM decreases dramatically when the write current is larger than the critical current [22] , while STT-MRAM has a serious write error due to the thermal fluctuations. However, the SOT switching still needs the larger current density (∼one order magnitude) than STT-MRAM due to the low charge-to-spin conversion efficiency of SOT channel.
The perpendicular MTJ driven by SOT needs the external magnetic field to break the symmetry [23] , and several field-free methods have been proposed, such as asymmetric structure [24] , STT assistance [25] , in-plane MTJ [26] , and exchange bias [27] . However, these field-free methods face manufacturing or reliability issues. The asymmetric structure of gradient film thickness (a wedge shape) [24] is difficult to control during fabrication. For STT-assisted SOT switching [25] , the STT current through MTJ may cause the MgO dielectric breakdown. The in-plane SOT-MTJ with type-y structure [26] (MTJ easy axis perpendicular to charged current flow) has the larger energy-delay product than perpendicular SOT-MTJ [18] . The exchange bias can be induced by PtMn (antiferromagnetic) [27] , but this expensive material increases the manufacturing cost [28] .
Reportedly, magnetic Co metal, a common material in CMOS BEOL, was used as a magnetic hard mask [15] to etch the SOT channel and can generate the magnetic field through the underneath MTJ. Since the metallic hard mask is required to pattern MTJ-based devices, the Co magnetic hard mask can be implemented without the additional mask for cost efficiency. Due to the Co magnetization to generate the magnetic field, no additional current (power) is required. As a result, the Co magnetic hard mask with CMOS integration friendly [29] can be an alternative field-free solution for SOT-MRAM. However, the large current requirement of SOT-MTJ is a critical issue in the embedded SOT-MRAM applications. In this article, the field-assisted method of SOT switching is proposed to remove the plateau time and decrease the write current. The distribution of the magnetic field from the magnetic hard mask array is studied. The write margin considering write current, write time, temperature, and magnetic field is investigated.
II. LLG-BASED PHYSICAL MODEL
The physical model of SOT-MTJ includes the Landau-Lifshitz-Gilbert (LLG) equation, magnetic anisotropy, and tunnel magnetoresistance ratio (TMR) [see Fig. 1 (c)]. The time evolution of magnetization in the free layer is solved by the LLG equation [26] , [30] , [31] 
where M is the normalized magnetization with respect to the saturation magnetization (M s ), γ is the gyromagnetic ratio, α is the damping constant, H eff is the effective magnetic field, is the reduced Planck constant, θ SH is the spin Hall angle, e is the elementary charge, t F is the free layer thickness, and σ SHE [−y-axis in Fig. 1(b) ] is the direction of accumulated spins near the free layer induced by SHE. Note that the direction of spins is determined by the materials of the SOT channel. The first term in the LLG equation is the fieldlike torque, which depicts the precession along the effective magnetic field. The second term is the damping-like torque toward the effective magnetic field. The last term is the spin torque from the accumulated spins near the free layer by SHE. The spin Hall angle is defined as
The experimental θ SH of optimized W SOT channel is 32% reportedly [16] . Note that there are other choices of SOT channel with the large θ SH > 100%, such as the topological insulator (e.g., Bi 2 Se 3 [32] ). However, the novel materials are difficult to integrate with the perpendicular MTJ and not considered in this article.
The magnetic anisotropy of perpendicular MTJ originates from the interfacial anisotropy and the shape anisotropy. The Fe(Co)-O hybridization at the CoFeB/MgO interface mainly contributes to the out-of-plane (z-axis) magnetization [33] . On the other hand, the magnetization direction favors the long axis of shape due to the demagnetization. For example, the magnetization of a ferromagnetic thin film tends to lie in-plane (xy plane). As a result, the interfacial anisotropy and the shape anisotropy compete with each other, and the large interfacial anisotropy is preferred for the perpendicular MTJ. The x-direction magnetic field (H x ) [see Fig. 1(b) ] is required to break the symmetry of SOT-driven perpendicular MTJ [23] . The additional magnetic field can come from the embedded magnetic Co hard mask on the top of MTJ [15] . The effective magnetic field of MTJ is the combination of internal effective magnetic anisotropy field and external magnetic field, given by
where K i is the interfacial anisotropy. N dx , N dy , and N dz are the x-, y-, and z-directions' demagnetizing factors, respectively. Note that M x , M y , and M z are the normalized magnetization with respect to M s . Both M s and K i are temperature-dependent reportedly [34] , [35] , and the models are given by [36] , [37] 
where T is the absolute temperature and T C is the Curie temperature. M s (0) and K i (0) are M s and K i at T = 0 K, respectively. The coefficient β in Bloch's law is 1.73 from the experimental data [36] . The coefficient η is fit by the temperature variation rate of thermal stability factor ( ) [34] . The shape-dependent demagnetizing factors of a ferromagnetic cylinder are given by [38] 
where r is the radius of the free layer. The TMR related to the spin polarization (P) [39] can be derived from Julliere's model [40] . The TMR is defined as the difference of parallel-state resistance (R P ) and AP-state resistance (R AP ) over R P . The TMR considering the voltage and temperature dependence can be modeled as
where P 0 is the spin polarization at T = 0 K, α sp is the spinwave parameter, and V h is the MTJ voltage at the half value of zero-biased TMR [41] . Note that α sp is fit by the temperature variation rate of TMR data [34] . The MTJ resistance (R MTJ ) depends on the free layer magnetization, which is given by [30] 
where θ is the angle between the magnetization of the free layer and the fixed magnetization of the pinned layer (+z-axis). The R MTJ is equal to R P and R AP at θ = 0 • and IEEE Journal on Exploratory Solid-State Computational Devices and Circuits θ = 180 • , respectively. Without the applied charged current, the magnetization keeps precessing around the effective magnetic field due to the thermal fluctuation. The initial angle (θ i ) of magnetization is determined by the thermal stability factor, which is given by [42] 
where K eff is the effective magnetic anisotropy and k B is the Boltzmann constant.
III. SOT SWITCHING A. CONVENTIONAL METHOD
The dimensions and the parameters of SOT-driven perpendicular MTJ in our simulation are shown in Table 2 . The SOT write current (I SOT ) is equivalent to the charged current through the SOT channel (J c × W SOT × t SOT ) [see Fig. 1 The initial spin torque is maximum, and the incubation delay is negligible in SOT switching (spin torque ∼ sinϕ, where ϕ is the angle between the magnetization of the free layer and the spin induced by SHE). Note that the magnetization of the free layer is parallel or antiparallel to the magnetization of the pinned layer in STT-MTJ, and this leads to the minimum initial spin torque and the large incubation delay. During the I SOT pulse, the mag- rebound [see Fig. 2(a) ], decreases with the increasing t write and reaches the saturation (∼300 µA) at t write of 0.8 ns [see Fig. 4(a) ]. When I SOT is below the critical current, the magnetization is unable to reach M z < 0, leading to the write failure and the magnetization rebound back to the initial P state [see Fig. 4(b) ]. Note that the increase of I SOT from 300 to 600 µA results in the unchanged switching time (5 ns). With the increasing H x from 1 to 50 Oe, the magnetization further moves close to the −z-axis, and the switching time decreases [see Fig. 4(c) ]. The magnetization close to the −z-axis can induce the large H effz and accelerate the switching. However, when H x increases to 100 Oe, the large H x leads to the magnetic field disturbance on H effz , and the magnetization rebounds to the initial P state (write failure). Therefore, the H x enhancement has the ability to decrease the switching time but may cause the interference of magnetic field simultaneously. The analytical critical current (I c ) of SOT switching can be expressed as [44] 
where the large damping constant (α = 0.1) is assumed. The critical current increases with the increasing H eff due to the strong interfacial magnetic anisotropy. In our case, relatively small damping constant of 0.05 is considered to simulate the critical current by the LLG-based model [see Fig. 4(a) ]. The comparison between the analytic (11) and the simulated critical current is shown in Fig. 5 . The parameters given in Table 2 result in H eff of 0.83 kOe with the difference of ∼10%. The difference between the analytic and simulated critical current is due to the lack of field-like torque consideration in the analytic critical current (11) [45] . Both the field-like torque and the damping-like torque during SOT switching are included in our LLG-based model.
B. FIELD-ASSISTED METHOD
In our field-assisted method, H x increases to 320 Oe [15] to remove the plateau region shown in Fig. 2(a) and (b) (H x = 50 Oe in the conventional method). The strong increase of H x induces a strong torque in the −y-direction, which is the same as the SHE torque, to compensate for the decrease of I SOT and pull the magnetization down to the −z-axis without the plateau time [see Fig. 6(a) ]. The R MTJ quickly switches to R AP within around 1 ns (similar to t write ) during the I SOT pulse [see Fig. 6 (b) and (c)], which outperforms the switching time (5 ns) of the conventional method [see Fig. 6(d) ]. The comparison of write performance between the conventional method and the field-assisted method is shown in Fig. 7 . Compared to the conventional method, the critical current of SOT-MTJ using the field-assisted method can be reduced by 51% and 60% at t write of 1 and 0.2 ns, respectively. The reduction of write time and write current by the field-assisted method saves the write energy consumption (Energy = I SOT × V dd × t write ).
C. MAGNETIC FIELD DISTRIBUTION
H x can be generated by the Co magnetic hard mask above the MTJ [see Fig. 8(a) ]. The magnetization of Co is fixed along the −x-direction, which induces the magnetic field through the free layer in the +x-direction. H x from a single Co magnet [see Fig. 8(a) ] and a 3 × 3 Co magnet array [see Fig. 8(b) ] is simulated using the finite element method. The saturation magnetization of Co magnet is 1440 emu/cm 3 [46] . The length, width, and thickness of the Co magnetic hard mask are 390, 120, and 50 nm, respectively [15] . The x-direction and y-direction pitches of the Co array are 540 and 260 nm [15] , respectively. H x of 320 Oe at the center of the free layer is obtained by the spacing of 68.4 nm between the Co magnetic hard mask and the free layer along the z-direction [see Fig. 8(c) ]. In addition, the single Co magnet and the Co array have similar H x for the spacing less than 250 nm. The interference of stray magnetic field in a Co array can be suppressed since the north (N) magnetic pole of a Co magnet is close to the south (S) magnetic pole of the adjacent Co magnet along the x-direction [see Fig. 8(b) ]. The H x distribution in the cylindrical free layer (t FL = 1 nm, D = 60 nm) along the xy plane is shown in Fig. 8(d) and (e), and it has a slight variability between center and edge. H x ranging from 315.8 to 325.4 Oe in the cylindrical free layer has the small variation (1.7%) with respect to H x (320 Oe) at the center of the free layer. Therefore, the field-assisted method has little The origin is at the center of the free layer, as labeled in Fig. 8(b) . The thickness and the diameter of the free layer are 1 and 60 nm, respectively.
impact on the write stability at the array level. H x of 320 Oe decreases the TMR from 110% to 103% to gently degrade the read performance.
IV. WRITE MARGIN ANALYSIS
I SOT needs to be larger or equal to the critical current for the successful SOT switching. For the conventional method, there is only one critical current value at the fixed t write [see Fig. 4(a) ]. For the field-assisted method, the write failure occurs occasionally with I SOT below 365 µA [see Fig. 9(a) ], due to the magnetic field interference by H x . Note that there is no write error when I SOT is larger than 365 µA. The SOT switching toward the −z-axis can be disturbed by the increase of H x , and the competition between H effz and H x leads to the irregular oscillations of magnetization. There are three successful write windows for the fixed t write of 1 ns [see Fig. 9(a) ]. With the fixed I SOT , there are also write failures within t write of 1.5 ns [see Fig. 9(b) ]. Consequently, the write failure due to the inadequate I SOT and t write should be taken into account to achieve the error-free SOT switching. The Shmoo plot of SOT-MTJ at 25 • C using the fieldassisted method is shown in Fig. 10(a) . The increase of t write decreases the required I SOT , which has a similar trend to the conventional method [see Fig. 4(a) ], and results in the saturated I SOT value (145 µA) at the t write of 1 ns. . The low current can reduce the footprint of access transistors for the high-density memory applications since the MRAM cell size is dominated by the access transistors instead of the MTJ. Therefore, the field-assisted method with the low write current facilitates the integration of SOT-MTJ with CMOS transistors. In our simulation, the width of the SOT channel (W SOT ) is 170 nm from the experimental device structure [15] (see Table 2 ). If W SOT keeps scaling down to the half by improving the patterning technology, the required I SOT can be further reduced to below 100 µA.
Considering the elevated temperature at 85 • C, the Shmoo plot of SOT-MTJ using the field-assisted method is shown in Fig. 10(b) . The required I SOT for successful writing decreases with the increasing temperature. The thermal stability factor of MTJ at 85 • C is 30.4, which is lower than that at room temperature ( = 48). The low thermal stability factor is equivalent to the high thermal fluctuation, and the switching from P state to AP state becomes easier. As a result, the increase in temperature decreases the critical current. The saturated critical current at 25 • C and 85 • C is 145 and 84.5 µA, respectively. Furthermore, the Shmoo plot at −40 • C for lowtemperature applications is shown in Fig. 10(c) . Compared to the room temperature, the critical current increases due to the increasing thermal stability factor. However, the write margin shift at a different temperature [see Fig. 11 (a) and (b)] is an issue. With t write of 0.2 ns, the overlapping region of the write current margin is 200∼203 µA in the temperature range of 25 • C∼85 • C, while it disappears at the temperature lower than 25 • C [see Fig. 11(a) ]. With t write of 0.8 ns, the overlapping write margin (162.5∼264.5 µA) in the temperature range of 25 • C∼85 • C is much wider compared to t write of 0.2 ns, while it starts to vanish at the temperature lower than −30 • C [see Fig. 11(b) ]. t write of 0.8 ns with the sufficient write margin likely meets the specification with the large temperature range for automotive applications. Therefore, I SOT of SOT devices using the field-assisted method needs to be controlled within the temperature-dependent write margin to avoid the undesirable write failure. With the decrease of H x to 290 Oe, the insufficientH x -induced torque causes the magnetization rebound back to the initial P state for I SOT of 160 µA and t write of 1 ns [see Fig. 12(a) ]. The write behavior of the fieldassisted method is sensitive to H x [see Fig. 12(b) ], and the required I SOT increases with the decrease of H x . This leads to the narrowing of the success write window. 
V. CONCLUSION
The switching characteristics and the write Shmoo plots of SOT-MTJ considering the proposed field-assisted method are simulated using the LLG-based physical model. The magnetic field assist reduces the write current and the write time by removing the plateau time during the SOT switching. In the SOT-MTJ array, the crosstalk and the variability of the magnetic field from the Co magnets are negligible. The shift of the write current margin with the increasing temperature should be considered carefully in the circuit design for the write stability. The proposed field-assisted method to achieve low-current switching and the temperature effects on the write margin can be considered for SOT-MRAM technology.
